

# Abstract

We propose PIMMiner, a high-performance PIM architecture graph mining framework.

- We first identify that current PIM architecture cannot be fully utilized by graph mining applications.
- Next, we propose a set of optimizations that enhance the locality, and internal bandwidth utilization and reduce remote bank accesses and load imbalance through cohesive algorithm and architecture co-designs.
- We compare PIMMiner with several state-of-theart graph mining frameworks and show that PIMMiner is able to outperform all of them significantly.

## Background

- Graph pattern mining (GPMI) needs to find all subgraphs with different patterns that meet the application requirements.
- GPMI applications are considered as a new class of data-intensive applications that generate massive irregular computation workloads and memory accesses, which degrade the performance significantly.



• Samsung has recently started manufacturing HBM-PIM chips. The HBM-PIM incorporates PIM cores inside of memory banks. There are three ways for a PIM unit to access memory: (1) near-core bank access, (2) intra-channel bank access; (3) inter-channel remote bank access.

#### **HBM-PIM**



(a) HBM-PIM

# PIMMiner: A High-performance PIM Architecture-aware Graph Mining Framework

Presenter: Jiya Su Advisor: Rujia Wang Computer Science of Illinois Institute of Technology

# Motivation

• Directly offload the GPMI execution kernel to PIM cannot achieve desired performance. We observe high load imbalance and lots of inter-channel remote bank accesses.

TABLE I: Performance between 96-threads CPU (L3 cache) and 128-core PIM (L1 cache) in 4-CC.

Graph	Processing	Execution	Average	Exe/Avg	Execution	Average	
	Unite	Time (s)	Time (s)		Speedup	Speedup	
CI	CPU	3.80E-05	1.65E-05	2.30	0.02v	0.46v	
CI	PIM	4.13E-05	3.57E-05	1.16	<b>U.7</b> 2X	0.40X	
DD	CPU	7.07E-04	3.37E-04	2.10	1 15v	2.16v	
rr	PIM	1.71E-04	1.56E-04	1.09	4.13X	2.10X	
AS	CPU	1.04E-02	7.04E-03	1.48	2.58	2.92x	
	PIM	4.05E-03	2.41E-03	1.68	2.36x		
MI	CPU	1.64E-01	8.48E-02	1.93	0 30v	0.51.	
1011	PIM	4.22E-01	1.66E-01	2.53	0.39X 0.51X		
VT	CPU	1.49E-01	9.18E-02	1.63	0.08v	0 24v	
11	PIM	1.83	3.78E-01	4.84	0.00X	U.24X	
PA	CPU	1.83E-01	1.37E-01	1.34	2664	2.53x	
	PIM	6.89E-02	5.40E-02	1.28	2.00X		
тт	CPU	3.09	2.59	1.19	0.03x	0.56	
LJ	PIM	103.13	4.63	22.29		0.30X	

# **PIMMiner Framework Overview**

PIMMiner has five lightweight architectural optimizations that work cohesively.



Architecture		
		В
TSVs	     	P U
DRAM Die	; [	В
DRAM Die		
DRAM Die	: [	В
DRAM Die		P
Buffer Die	   	i
00000000		в

rchitecture	overview

channel ' DRAM channel 0 Die Bank Bank Bank ank PIM PIM MI PIM Jnitl<sup>(1)</sup> Unit Unit Unit /Bank Bank Bank anK TSVs&Periphery Bank ank Bank Bank ЯΜ PIM PIM PIM Unit Jnit Unit Bank Bank Bank Bank \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ 

(b) HBM-DRAM Die and PIM unit memory accesses

# **PIMMiner Framework Design**

• Conditional Access Filter (Filter): PIMMiner adds lightweight hardware dedicated to filter unnecessary data from memory. According to AutoMine, PIM units only need the nodes  $v_2 < v_1$ .



• Local-First Data Mapping (Remap): We propose a new address mapping method to exploit lowlatency and high-bandwidth local memory bank accesses for PIM units. The new mapping maps the data in the same neighbor list to the same bank group.

#### Local-First Data Mapping:



**Critical Data Duplication (Duplication): To further** reduce the remote memory accesses, PIMMiner stores critical data in the unused memory space in the memory banks.

### Workload Scheduler with Stealing (Stealing):

PIMMiner achieves a PIM-aware workload scheduler by maintaining the execution tables and schedule tables on each PIM unit to address the load imbalance issues.

#### Working with specialized GPMI accelerator (Set): PIMMiner can achieve even higher performance with integration of specialized GPMI accelerator in PIM units, such as the accelerator for

intersection set operations.

Normalized Time	$ \begin{array}{c} 1.0\\ 0.9\\ 0.8\\ 0.7\\ 0.6\\ 0.5\\ 0.4\\ 0.2\\ 0.1\\ 0.0\\ \end{array} $
Normalized Time	1.0 0.9 0.8 0.7 0.6 0.5 0.4 0.3 0.2 0.1 0.0
	,
 (	-ig1 optir (the
 ( (	-ig1 optir (the Co
•	-ig1 optin (the CC ( / CC ( I

# References

SC, 20.



### **Evaluation Results**

• Overall, by enabling all optimizations, PIMMiner achieves **15.91x** average speedup and **137.32x** maximum speedup over the baseline PIM. The performance improvement from PIMMiner optimizations:

Filter: 2.01x average, 17.57x maximum speedup Remap: 1.39x average, 2.74x maximum speedup Duplication: 1.84x average, 3.05x maximum speedup Stealing: 3.01x average, 26.87x maximum speedup Set: 1.49x average, 2.26x maximum speedup



: Performance of PIMMiner with the effectiveness of proposed mizations. In each bar, we show the average time across cores solid line) and the total execution time(top of bar).

ompare with other GPMI software systems: GraphPi [1]: **344x** average speedup AutoMine [2]: 109x average speedup ompare with the hardware GPMI accelerators: Gramer [3]: 696x average speedup FlexMiner [4]: **5.9x** average speedup DIMMining [5]: 1.3x average speedup NDMiner [6]: **37**x average speedup

[1] T. Shi *et al.*, "Graphpi: High performance graph pattern matching through effective redundancy elimination," in

[2] D. Mawhirter *et al*, "Automine: harmonizing high-level abstraction and high performance for graph mining," in SOSP,

[3] P. Yao *et al.,* "A locality-aware energy-efficient accelerator for graph mining applications," in MICRO, 20. [4] X. Chen *et al.,* "Flexminer: a pattern-aware accelerator for graph pattern mining," in *ISCA, 21*.

[5] G. Dai *et al.,* "Dimmining: pruning-efficient and parallel graph mining on near-memory-computing," in ISCA, 22. [6] N. Talati *et al.*, "Ndminer: accelerating graph pattern mining using near data processing." in *ISCA, 22*.

#### Acknowledgement

This work is collaboratively done with Dr. Peng Jiang at University of Iowa. Our research is generously supported by the National Science Foundation under grant CCF-2029014 and CCF-2028825.